JPH04387B2 - - Google Patents
Info
- Publication number
- JPH04387B2 JPH04387B2 JP56003379A JP337981A JPH04387B2 JP H04387 B2 JPH04387 B2 JP H04387B2 JP 56003379 A JP56003379 A JP 56003379A JP 337981 A JP337981 A JP 337981A JP H04387 B2 JPH04387 B2 JP H04387B2
- Authority
- JP
- Japan
- Prior art keywords
- leads
- lead
- branched
- wide
- large number
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/50—Tape automated bonding [TAB] connectors, i.e. film carriers; Manufacturing methods related thereto
Landscapes
- Physics & Mathematics (AREA)
- Geometry (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56003379A JPS57117265A (en) | 1981-01-13 | 1981-01-13 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56003379A JPS57117265A (en) | 1981-01-13 | 1981-01-13 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57117265A JPS57117265A (en) | 1982-07-21 |
JPH04387B2 true JPH04387B2 (en]) | 1992-01-07 |
Family
ID=11555715
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56003379A Granted JPS57117265A (en) | 1981-01-13 | 1981-01-13 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57117265A (en]) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3680265D1 (de) * | 1985-02-28 | 1991-08-22 | Sony Corp | Halbleiterschaltungsanordnung. |
JPS6359593A (ja) * | 1986-08-30 | 1988-03-15 | 株式会社東芝 | 携帯可能媒体における実装方法 |
JPH02213148A (ja) * | 1989-02-14 | 1990-08-24 | Seiko Epson Corp | テープキャリア |
JPH02295143A (ja) * | 1989-05-09 | 1990-12-06 | Nec Corp | 集積回路 |
JP3772886B2 (ja) | 2003-12-22 | 2006-05-10 | ブラザー工業株式会社 | プリント基板及びインクジェットヘッド |
JP5737966B2 (ja) * | 2011-01-25 | 2015-06-17 | キヤノン株式会社 | 液体吐出ヘッドおよび液体吐出ヘッドの製造方法 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49133558U (en]) * | 1973-03-20 | 1974-11-16 | ||
DE2528119A1 (de) * | 1975-06-24 | 1977-01-20 | Siemens Ag | Elektrisch leitendes band |
-
1981
- 1981-01-13 JP JP56003379A patent/JPS57117265A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57117265A (en) | 1982-07-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3779789B2 (ja) | 半導体装置およびその製造方法 | |
US4754317A (en) | Integrated circuit die-to-lead frame interconnection assembly and method | |
US6087716A (en) | Semiconductor device package having a connection substrate with turned back leads and method thereof | |
US6828661B2 (en) | Lead frame and a resin-sealed semiconductor device exhibiting improved resin balance, and a method for manufacturing the same | |
US4878098A (en) | Semiconductor integrated circuit device | |
JPH1197619A (ja) | 半導体装置及びその製造方法と実装方法 | |
JPH08213519A (ja) | 電子素子パッケージ | |
US3900813A (en) | Galvano-magnetro effect device | |
TW487996B (en) | Wiring substrate and semiconductor device | |
JPH04387B2 (en]) | ||
JPH1064946A (ja) | 半導体装置及びその製造方法 | |
CN113192925B (zh) | 功率半导体器件 | |
JPH0740576B2 (ja) | フィルムキャリヤ半導体装置の電気試験方法 | |
JP2806168B2 (ja) | 樹脂封止型半導体装置 | |
JPS628019B2 (en]) | ||
JP3251810B2 (ja) | 集積回路装置の実装方法 | |
JPS6132822B2 (en]) | ||
JPS61185949A (ja) | フイルムキヤリアにアツセンブリされた半導体集積回路のエ−ジング方法 | |
JPH05160215A (ja) | 半導体装置用評価装置 | |
JPH077037A (ja) | 半導体集積回路装置 | |
JPH02130946A (ja) | 半導体装置 | |
JPH02213148A (ja) | テープキャリア | |
JP3358697B2 (ja) | 半導体パッケージ | |
JPH0936295A (ja) | リードフレームおよびその製造方法ならびに樹脂封止型半導体装置およびその製造方法 | |
JPH0481859B2 (en]) |